2 chipset, 2 chipset -21, Execute disable bit [enabled – Asus P5VD2-X Benutzerhandbuch
Seite 69: Cpu l1 & l2 cache [enabled, Dram clock/drive control, Virtualization technology [enabled, Enhanced intel speedstep (tm) tech. [enabled, Hyper-threading technology [enabled, Dram frequency [auto, Konfigurationsoptionen: [disabled] [enabled
Advertising
![2 chipset, 2 chipset -21, Execute disable bit [enabled | Cpu l1 & l2 cache [enabled, Dram clock/drive control, Virtualization technology [enabled, Enhanced intel speedstep (tm) tech. [enabled, Hyper-threading technology [enabled, Dram frequency [auto, Konfigurationsoptionen: [disabled] [enabled | Asus P5VD2-X Benutzerhandbuch | Seite 69 / 108](/screens/315499/69.png)
2 chipset, 2 chipset -21, Execute disable bit [enabled | Cpu l1 & l2 cache [enabled, Dram clock/drive control, Virtualization technology [enabled, Enhanced intel speedstep (tm) tech. [enabled, Hyper-threading technology [enabled, Dram frequency [auto, Konfigurationsoptionen: [disabled] [enabled | Asus P5VD2-X Benutzerhandbuch | Seite 69 / 108
Advertising